

# Pipeline timeline

IF ID EX MEM WB ✓


# Without pipelining

IF ID EX MEM WB ✓

IF ID EX MEM WB ✓

IF ID EX

# Buffering between stages



# Structural hazard

IF	ID	EX	<b>MEM</b>	WB	✓						
	IF	ID	EX	<b>MEM</b>	WB	✓					
		IF	ID	EX	<b>MEM</b>	WB	✓				
			<b>IF</b>	ID	EX	<b>MEM</b>	WB	✓			
				<b>IF</b>	ID	EX	MEM	WB	✓		
					<b>IF</b>	ID	EX	MEM	WB	✓	
						<b>IF</b>	ID	EX	MEM	WB	✓

# Not all ops lw / sw

IF ID EX **MEM** **WB** ✓

IF ID EX **WB** ✓

IF ID EX WB ✓

**IF** ID EX WB ✓

IF ID EX WB ✓

IF ID EX WB ✓

IF ID EX WB ✓

- In preceding slide:
  - Deleting inapplicable MEM stages for instructions that don't use memory made sense, but then had resource contention for WB stage...

# Not all ops lw / sw


IF	ID	EX	<b>MEM</b>	WB	✓						
	IF	ID	EX		WB	✓					
		IF	ID	EX		WB	✓				
			<b>IF</b>	ID	EX		WB	✓			
				IF	ID	EX		WB	✓		
					IF	ID	EX		WB	✓	
						IF	ID	EX		WB	✓

- In preceding slide:
  - In reality, we just leave these gaps so everything stays in lock step


# “Bubble”

IF	ID	EX	<b>MEM</b>	WB	✓					<i>(no ✓)</i>		
	IF	ID	EX		WB	✓						
		IF	ID	EX		WB	✓					
			<i>(WAIT)</i>	<i>IF</i>	ID	EX		WB	✓			
					IF	ID	EX		WB	✓		
						IF	ID	EX		WB	✓	
							IF	ID	EX		WB	✓


# Data hazard




# Solution: stall



# Better: *forwarding / bypassing*



# Another data hazard



# Data hazard with memory?

<b>add</b> \$t0, \$s1, \$s2	IF	ID <i>read</i> \$s1, \$s2	EX	MEM	WB <i>write</i> \$t0	✓		
<b>sw</b> \$t1, 0(\$s3)		IF	ID <i>read</i> \$s1, \$t1	EX	MEM	WB	✓	
<b>lw</b> \$s0, 0(\$s3)			IF	ID <i>read</i> \$s3	EX	MEM	WB <i>write</i> \$s0	✓



# Control hazard

<b>beq</b> \$s1, \$s2, label	IF	ID read \$s1, \$s2	EX	MEM	WB	✓		
<b>lw</b> \$t1, 0(\$s3)		IF	ID read \$s3	EX	MEM	WB write \$t1	✓	
<b>sub</b> \$s0, \$t0, \$t1			IF	ID	EX	MEM	WB write \$s0	✓

# Mistakes harmless

<b>beq</b> \$s1, \$s2, label	IF	ID read \$s1, \$s2	EX	MEM	WB	✓	
<b>lw</b> \$t1, 0(\$s3)	IF	ID read \$s3	EX	MEM	WB write \$t1	✓	
<b>sub</b> \$s0, \$t0, \$t1		IF	ID	EX	MEM	WB write \$s0	✓

# Non-uniform CPIs

IF ID EX MEM WB ✓

IF ID **EX** **EX** **EX** MEM WB ✓

IF ID (*WAIT*) (*WAIT*) EX MEM WB ✓

IF ID (*WAIT*) (*WAIT*) EX MEM WB ✓