

Type	Form	Operand value	Name
Immediate	$\$imm$	imm	Immediate
Register	$\%r_a$	$R[r_a]$	Register
Memory	imm	$M[imm]$	Absolute
Memory	(x_a)	$M[R[x_a]]$	Indirect
Memory	$imm(x_b)$	$M[imm + R[x_b]]$	Base + displacement
Memory	(x_b, x_i)	$M[R[x_b] + R[x_i]]$	Indexed
Memory	$imm(x_b, x_i)$	$M[imm + R[x_b] + R[x_i]]$	Indexed
Memory	(x_i, s)	$M[R[x_i] \cdot s]$	Scaled indexed
Memory	$imm(x_i, s)$	$M[imm + R[x_i] \cdot s]$	Scaled indexed
Memory	(x_b, x_i, s)	$M[R[x_b] + R[x_i] \cdot s]$	Scaled indexed
Memory	$imm(x_b, x_i, s)$	$M[imm + R[x_b] + R[x_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

Instruction	Effect	Description
MOV	$S, D \leftarrow S$	Move
movb	$D \leftarrow S$	Move byte
movw		Move word
movl		Move double word
movq		Move quad word
movabsq	$I, R \leftarrow I$	Move absolute quad word

Figure 3.4 Simple data movement instructions.

Instruction	Effect	Description
leaq	$S, D \leftarrow \&S$	Load effective address
inc	$D \leftarrow D+1$	Increment
dec	$D \leftarrow D-1$	Decrement
neg	$D \leftarrow -D$	Negate
not	$D \leftarrow \sim D$	Complement
add	$S, D \leftarrow D+S$	Add
sub	$S, D \leftarrow D-S$	Subtract
imul	$S, D \leftarrow D * S$	Multiply
xor	$S, D \leftarrow D \wedge S$	Exclusive-or
or	$S, D \leftarrow D \vee S$	Or
and	$S, D \leftarrow D \& S$	And
sll	$k, D \leftarrow D \ll k$	Left shift
shr	$k, D \leftarrow D \gg k$	Arithmetic right shift
shrl	$k, D \leftarrow D \ggg k$	Logical right shift

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation \ggg and \ggg to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	l	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	s	4
double	Double precision	l	8

Figure 3.1 Sizes of C data types in x86-64. With a 64-bit machine, pointers are 8 bytes long.




Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Instruction	Effect	Description
movz, S, R	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
movzwb		Move zero-extended byte to word
movzbl		Move zero-extended byte to double word
movzwl		Move zero-extended word to double word
movzbq		Move zero-extended byte to quad word
movzwbq		Move zero-extended word to quad word

Figure 3.5 Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
movs, S, R	$R \leftarrow \text{SignExtend}(S)$	Move with sign extension
movsbw		Move sign-extended byte to word
movsbl		Move sign-extended byte to double word
movswl		Move sign-extended word to double word
movsbq		Move sign-extended byte to quad word
movswq		Move sign-extended word to quad word
movslq		Move sign-extended double word to quad word
c1tq	$\%rax \leftarrow \text{SignExtend}(\%eax)$	Sign-extend $\%eax$ to $\%rax$

Figure 3.6 Sign-extending data movement instructions. The movs instructions have a register or memory location as the source and a register as the destination. The c1tq instruction is specific to registers $\%eax$ and $\%rax$.

Instruction	Effect	Description
pushq S	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq D	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Figure 3.8 Push and pop instructions.

Instruction	Based on	Description
CMP	S_1, S_2	$S_2 - S_1$
cmpb		Compare byte
cmpw		Compare word
cmpd		Compare double word
cmpq		Compare quad word
TEST	S_1, S_2	$S_1 \& S_2$
testb		Test byte
testw		Test word
testd		Test double word
testq		Test quad word

CF: Carry Flag. The most recent operation generated a carry out of the most significant bit. Used to detect overflow for unsigned operations.

ZF: Zero Flag. The most recent operation yielded zero.

SF: Sign Flag. The most recent operation yielded a negative value.

OF: Overflow Flag. The most recent operation caused a two's-complement overflow—either negative or positive.

Figure 3.13 Comparison and test instructions. These instructions set the condition codes without updating any other registers.

Instruction	Synonym	Effect	Set condition	
sete	D	setz	$D \leftarrow ZF$	Equal / zero
setne	D	setnz	$D \leftarrow \sim ZF$	Not equal / not zero
sets	D		$D \leftarrow SF$	Negative
setns	D		$D \leftarrow \sim SF$	Nonnegative
setg	D	setnle	$D \leftarrow \sim(SF \wedge OF) \& \sim ZF$	Greater (signed >)
setge	D	setnl	$D \leftarrow \sim(SF \wedge OF)$	Greater or equal (signed >=)
setl	D	setnge	$D \leftarrow SF \wedge OF$	Less (signed <)
setle	D	setng	$D \leftarrow (SF \wedge OF) \mid ZF$	Less or equal (signed <=)
seta	D	setnbe	$D \leftarrow \sim CF \& \sim ZF$	Above (unsigned >)
setae	D	setnb	$D \leftarrow \sim CF$	Above or equal (unsigned >=)
setb	D	setnae	$D \leftarrow CF$	Below (unsigned <)
setbe	D	setna	$D \leftarrow CF \mid ZF$	Below or equal (unsigned <=)

Figure 3.11 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” i.e., alternate names for the same machine instruction.

Instruction	Synonym	Jump condition	Description	
jmp	Label	1	Direct jump	
jmp	*Operand	1	Indirect jump	
je	Label	jz	ZF	Equal / zero
jne	Label	jnz	$\sim ZF$	Not equal / not zero
js	Label		SF	Negative
jns	Label		$\sim SF$	Nonnegative
jl	Label	jnl	$\sim(SF \wedge OF) \& \sim ZF$	Greater (signed >)
jle	Label	jnge	$\sim(SF \wedge OF)$	Greater or equal (signed >=)
jl	Label	jnge	$SF \wedge OF$	Less (signed <)
jle	Label	jng	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
ja	Label	jnbe	$\sim CF \& \sim ZF$	Above (unsigned >)
jae	Label	jnb	$\sim CF$	Above or equal (unsigned >=)
jb	Label	jnae	CF	Below (unsigned <)
jbe	Label	jna	$CF \mid ZF$	Below or equal (unsigned <=)

Figure 3.12 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

