

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	l	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	s	4
double	Double precision	1	8

Figure 3.1 Sizes of C data types in x86-64. With a 64-bit machine, pointers are 8 bytes long.

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

Instruction	Effect	Description
MOV	$S, D \leftarrow S$	Move
MOVB	Move byte	
MOVW	Move word	
MOVL	Move double word	
MOVQ	Move quad word	
MOVABSQ	$I, R \leftarrow I$	Move absolute quad word

Figure 3.4 Simple data movement instructions.

Figure 3.5 Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
MOVS	$S, R \leftarrow \text{SignExtend}(S)$	Move with zero extension
MOVSBW	Move sign-extended byte to word	
MOVSBBL	Move sign-extended byte to double word	
MOVZW1	Move zero-extended word to double word	
MOVZBQ	Move zero-extended byte to quad word	
MOVZWQ	Move zero-extended word to quad word	

Figure 3.6 Sign-extending data movement instructions. The MOVS instructions have a register or memory location as the source and a register as the destination. The CLTQ instruction is specific to registers %eax and %rax.

Instruction	Effect	Description
LEAQ	$S, D \leftarrow \&S$	Load effective address
INC	$D \leftarrow D+1$	Increment
DEC	$D \leftarrow D-1$	Decrement
NEG	$D \leftarrow -D$	Negate
NOT	$D \leftarrow \sim D$	Complement
ADD	$S, D \leftarrow D+S$	Add
SUB	$S, D \leftarrow D-S$	Subtract
IMUL	$D \leftarrow D * S$	Multiply
XOR	$D \leftarrow D \sim D$	Exclusive-or
OR	$S, D \leftarrow D \mid S$	Or
AND	$D \leftarrow D \& S$	And
SAL	$k, D \leftarrow D \ll k$	Left shift
SHL	$k, D \leftarrow D \ll k$	Left shift (same as SAL)
SAR	$k, D \leftarrow D \gg \lambda k$	Arithmetic right shift
SHR	$k, D \leftarrow D \gg L k$	Logical right shift

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $\gg \lambda$ and $\gg L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with AT&T-format assembly code.

Instruction	Effect	Description
PUSHQ	$S \leftarrow R[\%rsp] - 8;$	Push quad word
MOV	$M[R[\%rsp]] \leftarrow S$	
POPQ	$D \leftarrow M[R[\%rsp]]$	Pop quad word
	$R[\%rsp] \leftarrow R[\%rsp] + 8$	


Figure 3.8 Push and pop instructions.

Instruction		Based on	Description
CMP	S_1, S_2	$S_2 - S_1$	Compare
cmpb			Compare byte
cmpw			Compare word
cmpl			Compare double word
cmpq			Compare quad word
TEST	S_1, S_2	$S_1 \& S_2$	Test
testb			Test byte
testw			Test word
testl			Test double word
testq			Test quad word

Figure 3.13 Comparison and test instructions. These instructions set the condition codes without updating any other registers.

Instruction	Synonym	Effect	Set condition
sete D	setz	$D \leftarrow ZF$	Equal / zero
setne D	setnz	$D \leftarrow \sim ZF$	Not equal / not zero
sets D		$D \leftarrow SF$	Negative
setsns D		$D \leftarrow \sim SF$	Nonnegative
setg D	setnle	$D \leftarrow \sim(SF \wedge OF) \wedge \sim ZF$	Greater (signed >)
setge D	setnl	$D \leftarrow \sim(SF \wedge OF)$	Greater or equal (signed >=)
setl D	setnge	$D \leftarrow SF \wedge OF$	Less (signed <)
setle D	setng	$D \leftarrow (SF \wedge OF) \mid ZF$	Less or equal (signed <=)
seta D	setnbe	$D \leftarrow \sim CF \wedge \sim ZF$	Above (unsigned >)
setae D	setnb	$D \leftarrow \sim CF$	Above or equal (unsigned >=)
setb D	setnae	$D \leftarrow CF$	Below (unsigned <)
setbe D	setna	$D \leftarrow CF \mid ZF$	Below or equal (unsigned <=)

Figure 3.11 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” i.e., alternate names for the same machine instruction.



Instruction	Synonym	Jump condition	Description
jmp <i>Label</i>		1	Direct jump
jmp * <i>Operand</i>		1	Indirect jump
je <i>Label</i>	jz	ZF	Equal / zero
jne <i>Label</i>	jnz	$\sim ZF$	Not equal / not zero
js <i>Label</i>		SF	Negative
jns <i>Label</i>		$\sim SF$	Nonnegative
jg <i>Label</i>	jnle	$\sim(SF \wedge OF) \wedge \sim ZF$	Greater (signed >)
jge <i>Label</i>	jnl	$\sim(SF \wedge OF)$	Greater or equal (signed >=)
jl <i>Label</i>	jnge	$SF \wedge OF$	Less (signed <)
jle <i>Label</i>	jng	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
ja <i>Label</i>	jnbe	$\sim CF \wedge \sim ZF$	Above (unsigned >)
jae <i>Label</i>	jnb	$\sim CF$	Above or equal (unsigned >=)
jb <i>Label</i>	jnae	CF	Below (unsigned <)
jbe <i>Label</i>	jna	$CF \mid ZF$	Below or equal (unsigned <=)

Figure 3.12 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.